



# Nanoscale Devices for the end of the Roadmap

Francis Balestra

## ► To cite this version:

Francis Balestra. Nanoscale Devices for the end of the Roadmap. ASICON 2019, Oct 2019, Chongqing, China. hal-02998345

**HAL Id: hal-02998345**

**<https://hal.science/hal-02998345>**

Submitted on 19 Nov 2020

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# Nanoscale Devices for the end of the Roadmap

Francis Balestra

Univ. Grenoble Alpes, CNRS, Grenoble INP, IMEP-LAHC, 38000 Grenoble, France

## Abstract

Future Nanoelectronic devices face substantial challenges, in particular increased power consumption, saturation of performance, large variability and reliability limitation. In this respect, novel device architectures using innovative materials will be needed for Nanoscale FETs.

This paper presents promising solutions for the end of the roadmap with Multigate NanoMOSFETs, Tunnel transistors, Ferroelectric FET, and Hybrid Nanocomponents using 2D and 1D nanostructures and other alternative materials, that will allow to boost the performance of these advanced nanotransistors.

## 1. Introduction

The significant increase of power consumption and heating is one of the main limitation of IC integration and performance [1,2].

Innovative technologies, materials, and devices are needed for the next technology nodes in the next 2 decades. In particular, NanoCMOS and Steep Switch Nanoelectronics Devices will require disruptive concepts, nanomaterials and architectures in order to reach the ambitious targets of the new IRDS Roadmap. The paper will focus on the main challenges and solutions for very low power and high performance nanoscale devices in the CMOS and Beyond CMOS domains.

## 2. NanoCMOS

Future ICs are facing dramatic challenges in performance as well as static and dynamic power consumption, which could be overcome using disruptive concepts, device architectures, technologies and materials. Promising solutions for nanoCMOS include III-V/Ge channels, 2D layers, Multi-gates structures, Nanowires (NW) and Carbon NanoTubes (CNT).

In this field, several very interesting advances have been recently shown. Device architectures allowing to almost reach the subthreshold slope limit  $S$ , of 60mV/dec at room temperature for MOSFETs, have been investigated for the end of the Roadmap.

The best MOSFET devices leading to  $S$  close to its minimum value are using fully depleted [3-6] channels (e.g. FD SOI with very thin buried oxide [6]) or fully inverted ones, with volume inversion [7], that is even

better to optimize the control of the electrostatics [8] of the structure (e.g. Double-gate, Bulk or SOI Tri-gate/FinFET, Gate-All-Around MOSFET or Nanowire FET).

First Multi-Gate MOSFET with volume inversion was shown in 1987 [7]. These devices allow to greatly reduce short channel effects compared to single gate MOSFETs, whatever the doping of the channel is (Fig. 1) [8].




Figure 1. DIBL effect versus silicon film thickness for 50nm single gate SOI MOSFETs ( $tox2 = 380$  nm  $tox1 = 3$  nm) with high doping ( $N_a = 5 \times 10^{17}$  cm<sup>-3</sup>,  $V_{g2} = 0$  V), low doping ( $N_a = 10^{15}$  cm<sup>-3</sup>,  $V_{g2} = 0$  V), back channel accumulation ( $N_a = 10^{15}$  cm<sup>-3</sup>,  $V_{g2} = -40$  V), and for Double Gate SOI MOSFETs ( $tox1 = tox2 = 3$  nm,  $N_a = 10^{15}$  cm<sup>-3</sup> and  $N_a = 5 \times 10^{17}$  cm<sup>-3</sup> with  $V_{g1} = V_{g2}$ ).

Ultra short MOSFETs (1nm) have recently shown very good transfer characteristics. The electrical characteristics for a 1D gate 2D channel FET with a bilayer MoS2 layer (Fig. 2a) [9] show that the MoS2 extension regions (the underlapped regions between the SWCNT gate and S/D contacts) could be heavily inverted (i.e., n+ state) by applying a positive back-gate voltage of  $V_{BS} = 5$  V to the Si substrate. The ID-VGS characteristics for the device at  $V_{BS} = 5$  V and  $V_{DS} = 50$  mV and 1 V (Fig. 2b) demonstrate the ability of the 1-nm SWCNT gate to deplete the MoS2 channel and turn Off the device. The 1D2D-FET exhibited excellent subthreshold characteristics with a near ideal slope of 65 mV/dec at room temperature and On/Off current ratio of

10<sup>6</sup>. The output characteristics and transfer characteristics vs V<sub>BS</sub> are also shown (Fig. 2b).




Figure 2. (a) Bilayer MoS<sub>2</sub> 1nm gate length controlled by a Single Wall Carbon NanoTube as the gate with ZrO<sub>2</sub> gate oxide, (b) Electrical characterization of 1D2D-FET: (A) ID-V<sub>GS</sub> characteristics of a bilayer MoS<sub>2</sub> channel SWCNT gated FET at V<sub>BS</sub> = 5 V and V<sub>DS</sub> = 50 mV and 1 V. (B) ID-V<sub>DS</sub> characteristic for the device at V<sub>BS</sub> = 5 V and varying V<sub>GS</sub>. (C) ID-V<sub>GS</sub> characteristics at V<sub>DS</sub> = 1 V and varying V<sub>BS</sub> illustrating the effect of back-gate bias on the extension region resistance

### 3. Tunnel FETs, Negative Capacitance MOSFETs and Hybrid Devices

#### -Tunnel FETs, Negative Capacitance MOSFETs:

In order to reduce static and dynamic power consumption in nanoscale FETs at the end of the Roadmap, sub-60mV/dec subthreshold swing (e.g. TFET, NC/FE-FET) are needed (Fig. 3) [10]. Figure 3 presents the comparison of the theoretical subthreshold swing for some of the most advanced nanoscale FET architectures and materials of the literature as the function of the gate length. The IRDS (International Roadmap for Devices and Systems) needs for logic devices are also shown vs time horizons. The best performance for the swing of

CMOS devices at the end of the Roadmap close to 60mV/dec are obtained for Multi-gate (Omega Gate in the figure) Nanowire FET with very small wire diameter (3nm) and Double Gate MOSFET with TMD (MoS<sub>2</sub> in the figure) channel. However, at the end of the next decade, sub-60mV/decade swing could be needed, which can only be obtained with small slope switches (some examples with Tunnel FET with III-V or 2D channels in the figure).




Fig. 3. Advanced simulations of subthreshold swing (mV/decade) vs. gate length (beyond the IRDS Roadmap for the gate length) or time horizon for various device architectures (Bulk Si, FinFET, Double Gate, Nanowire with various diameters, Carbon NanoTube, MOSFET on Insulator, Nanosheet) and channel materials (Si, InGaAs, InAs, Heterojunction GaSb-InAs, Graded AlGaSb, MoS<sub>2</sub>, WTe<sub>2</sub>), compared with IRDS needs (2017 Roadmap) for the next 15 years

The combination of a ferroelectric gate material and advanced MOSFET architectures also improves the subthreshold slope below the 60 mV / dec limit of traditional MOSFETs.

FinFETs using a ferroelectric gate (HfZrO<sub>2</sub>) and a Ge channel, and therefore a negative capacitance (NC), have recently experimentally exhibited a sub-60 mV slope, down to 43 mV/dec, which could lead to larger driving current than TFETs (Fig. 4) [11].

SOI MOSFET realized with PZT and HfO<sub>2</sub>/SiO<sub>2</sub> gate in order to obtain a non-hysteretic Ferroelectric SOI FET with positive C<sub>total</sub> has also recently been fabricated. A swing down to 20mV/dec has been demonstrated (Fig. 5) [12].




Fig.4. Ge channel FE-FET with HfZrO<sub>2</sub> ferroelectric gate showing sub-60mV/dec subthreshold swing in forward and reverse modes




Fig. 5. Large surface SOI MOSFET, t<sub>si</sub>=30nm, tox2=145nm, with PZT + HfO<sub>2</sub>/SiO<sub>2</sub> gate for non-hysteretic FE SOI FET with positive C<sub>total</sub>

GAA NanoSheet (NS) NC FET have shown promising performance compared with conventional HfO<sub>2</sub> gate dielectrics (Fig. 6). A sub-60 mV/dec is demonstrated for 4 decades of Id in NC(HZO) NS-GAA [13].




Figure 6. Swing of NC(HZO) NanoSheet-GAA compared with MOSFET on conventional HfO<sub>2</sub> dielectrics. V<sub>d</sub>=0.2V, T<sub>NS</sub>=20nm, W<sub>NS</sub>=90nm, L<sub>g</sub>=450nm,

The combination of 2D MoS<sub>2</sub> materials with NC FETs is also an interesting solution for very low voltage applications. Several layers of MoS<sub>2</sub> have been used with an HZO NC material, highlighting sub-60mV/dec SS for several decades of current at 300 and 100K (Fig. 7) [14].





Figure 7. Subthreshold Swing of multilayer 2D MoS<sub>2</sub> NC MOSFET vs Id at 300K and 100K for several HZO thicknesses

#### -Hybrid devices:

An Hysteresis-Free Negative Capacitance InGaAs Tunnel FET has recently been shown with a minimum swing of 40mV/dec, inducing a substantial improvement compared with the baseline TFET (Fig. 8), with an increase of I<sub>60</sub> by 2 decades [15].

Other hybrid devices have also demonstrated interesting properties, such as a swing of 4 mV/dec in phase-change TFET with a vanadium dioxide layer in the gate undergoing a metal-insulator transition under electrical excitation (Fig. 9) [16].






Figure 8. Comparison of SS vs  $I_d$  for NC InGaAs TFET with baseline TFET.




Fig. 9. Phase change Tunnel FET with  $S \sim 4 \text{ mV/dec}$  at 300K for 3 decades of drain current, using a vanadium dioxide.

Another hybrid device using a metal filament (Ag or Cu) formed at the drain of a Si MOSFET under sufficient applied bias, led to a sharp subthreshold slope for several decades of drain current (Fig. 10) [17].




Fig. 10. Metal filament (Ag, Cu) formed in Si at the Drain with a sufficient bias ;  $S \sim 5 \text{ mV/dec}$  for Atom Scale metal filament MOSFET at  $V_d = 0.25 \text{ V}$  and 300K for several decades of  $I_d$

## Acknowledgements

The author would like to thank the support of H2020 NEREID European Project and Sinano Institute Members.

## Conclusion

In this paper, the main challenges and solutions for very low power and high performance nanoscale devices in the CMOS and Beyond CMOS domains have been highlighted. In particular, ultimate MOSFET and Small Slope Switches using innovative 1D and 2D architectures and advanced alternative materials have been addressed for reaching the end of the Roadmap.

## References

- [1] F. Balestra, Nanoscale CMOS: Innovative Materials, Modeling and Characterization, Francis Balestra Ed., ISTE-Wiley (2010)
- [2] F. Balestra, Beyond CMOS Nanodevices (tomes 1 et 2), Francis Balestra Ed., ISTE-Wiley (2014)
- [3] F. Balestra et al, Solid-State Electronics 28, p. 1031 (1985)
- [4] F. Balestra, PhD Thesis (Grenoble INP, 1985)
- [5] J.P. Colinge, IEEE Electron Device Letters 7, p. 244 (1986)
- [6] F. Andrieu et al, Proc. Symp. of VLSI Technology (2010)
- [7] F. Balestra et al. Double-gate silicon-on-insulator transistor with volume inversion: A new device with greatly enhanced performance, IEEE Electron Dev. Lett., EDL-8: 410 (1987).
- [8] E. Raully et al, Solid-State Electronics 43, p. 2033 (1999)
- [9] S.B. Deasy et al, Science, Vol. 354, Issue 6308, pp. 99-102, 2016
- [10] F. Balestra, Tunnel FETs for ultra low Power Nanoscale Devices, Nanoelectronic Devices, ISTE Open Science, DOI : 10.21494/ISTE.OP.2018.0219 (2018)
- [11] W. Chung et al, IEDM 2017, p. 365
- [12] A. Saeidi et al, IEEE EDL, VOL. 38, No. 10, p.1487, Oct. 2017
- [13] M.H. Lee et al, IEDM 18, p. 735
- [14] Z. Yu et al, IEDM 18, p. 524
- [15] A. Saeidi et al, IEDM 18, p. 304
- [16] E.A. Casu et al., IEDM 16, p. 19.3.1
- [17] S. Lim et al, IEDM 16, p. 34.7.1