A Low-delay Configurable Register for FPGA | IEEE Conference Publication | IEEE Xplore