Novel High-Performance and Cost Effective Soft Error Hardened Flip-Flop Design for Nanoscale CMOS Technology | IEEE Conference Publication | IEEE Xplore