A Hardware-efficient Accelerator for Encoding Stage of Text-to-speech Synthesis | IEEE Conference Publication | IEEE Xplore