Algorithm/Hardware Co-Design Configurable SAR ADC with Low Power for Computing-in-Memory in 28nm CMOS | IEEE Conference Publication | IEEE Xplore