Channel Stress Engineering Through Source/Drain Recess Optimization and Its Process Variation Study for 5 nm-node FinFETs | IEEE Conference Publication | IEEE Xplore