Numerical Characterization of a 5-Layer (Pt/Ta/TaO/AlO/W) RRAM Device | IEEE Conference Publication | IEEE Xplore