An enhanced iterative improvement method for evaluating the maximum number of simultaneous switching gates for combinational circuits | IEEE Conference Publication | IEEE Xplore