Concurrent cell generation and mapping for CMOS logic circuits | IEEE Conference Publication | IEEE Xplore