A constructive method for data path area estimation during high-level VLSI synthesis | IEEE Conference Publication | IEEE Xplore