A simultaneous placement and global routing algorithm with path length constraints for transport-processing FPGAs | IEEE Conference Publication | IEEE Xplore