A CMOS delayed locked loop (DLL) for reducing clock skew to under 500 ps | IEEE Conference Publication | IEEE Xplore