Relaxed simulated tempering for VLSI floorplan designs | IEEE Conference Publication | IEEE Xplore