Layout-based logic decomposition for timing optimization | IEEE Conference Publication | IEEE Xplore