Timing optimization of logic network using gate duplication | IEEE Conference Publication | IEEE Xplore