A completely integrated low jitter CMOS PLL for analog front ends in system on chip environment | IEEE Conference Publication | IEEE Xplore