An efficient 3-bit-scan multiplier without overlapping bits, and its 64/spl times/64 bit implementation | IEEE Conference Publication | IEEE Xplore