Constraint driven pin mapping for concurrent SOC testing | IEEE Conference Publication | IEEE Xplore