A robust detailed placement for mixed-size IC designs | IEEE Conference Publication | IEEE Xplore