Low area pipelined circuits by multi-clock cycle paths and clock scheduling | IEEE Conference Publication | IEEE Xplore