Worst case execution time analysis for synthesized hardware | IEEE Conference Publication | IEEE Xplore