Circuit lines for guiding the generation of random test sequences for synchronous sequential circuits | IEEE Conference Publication | IEEE Xplore