A delay-optimized universal FPGA routing architecture | IEEE Conference Publication | IEEE Xplore