Minimizing leakage power in aging-bounded high-level synthesis with design time multi-Vth assignment | IEEE Conference Publication | IEEE Xplore