Combined use of rising and falling edge triggered clocks for peak current reduction in IP-Based SoC designs | IEEE Conference Publication | IEEE Xplore