Optimizing power and performance for reliable on-chip networks | IEEE Conference Publication | IEEE Xplore