Minimizing clock latency range in robust clock tree synthesis | IEEE Conference Publication | IEEE Xplore