Temporal circuit partitioning for a 90nm CMOS multi-context FPGA and its delay measurement | IEEE Conference Publication | IEEE Xplore