Power and slew-aware clock network design for through-silicon-via (TSV) based 3D ICs | IEEE Conference Publication | IEEE Xplore