Co-optimization of memory access and task scheduling on MPSoC architectures with multi-level memory | IEEE Conference Publication | IEEE Xplore