Utilizing high level design information to speed up post-silicon debugging | IEEE Conference Publication | IEEE Xplore