On applying erroneous clock gating conditions to further cut down power | IEEE Conference Publication | IEEE Xplore