Fault simulation and test generation for clock delay faults | IEEE Conference Publication | IEEE Xplore