An efficient algorithm of adjustable delay buffer insertion for clock skew minimization in multiple dynamic supply voltage designs | IEEE Conference Publication | IEEE Xplore