Clock period minimization with minimum area overhead in high-level synthesis of nonzero clock skew circuits | IEEE Conference Publication | IEEE Xplore