An integrated and automated memory optimization flow for FPGA behavioral synthesis | IEEE Conference Publication | IEEE Xplore