Through-silicon-via-induced obstacle-aware clock tree synthesis for 3D ICs | IEEE Conference Publication | IEEE Xplore