A 40-nm 0.5-V 12.9-pJ/Access 8T SRAM using low-power disturb mitigation technique | IEEE Conference Publication | IEEE Xplore