Register and thread structure optimization for GPUs | IEEE Conference Publication | IEEE Xplore