Block-level designs of die-to-wafer bonded 3D ICs and their design quality tradeoffs | IEEE Conference Publication | IEEE Xplore