A coherent hybrid SRAM and STT-RAM L1 cache architecture for shared memory multicores | IEEE Conference Publication | IEEE Xplore