Allocation of FPGA DSP-macros in multi-process high-level synthesis systems | IEEE Conference Publication | IEEE Xplore