Efficient techniques for the capacitance extraction of chip-scale VLSI interconnects using floating random walk algorithm | IEEE Conference Publication | IEEE Xplore