A flexible hardware barrier mechanism for many-core processors | IEEE Conference Publication | IEEE Xplore