A performance enhanced dual-switch Network-on-Chip architecture | IEEE Conference Publication | IEEE Xplore