A cross-layer framework for designing and optimizing deeply-scaled FinFET-based SRAM cells under process variations | IEEE Conference Publication | IEEE Xplore