Checkpoint-aware instruction scheduling for nonvolatile processor with multiple functional units | IEEE Conference Publication | IEEE Xplore