Cut mask optimization with wire planning in self-aligned multiple patterning full-chip routing | IEEE Conference Publication | IEEE Xplore