A novel methodology for testing hardware security and trust exploiting On-Chip Power noise Measurement | IEEE Conference Publication | IEEE Xplore