High quality IP design using high-level synthesis design flow | IEEE Conference Publication | IEEE Xplore